May 1997

LM555/LM555C Timer

National Semiconductor

LM555/LM555C

Timer

General Description


The LM555 is a highly stable device for generating accurate time delays or oscillation. Additional terminals are provided for triggering or resetting if desired. In the time delay mode of operation, the time is precisely controlled by one external resistor and capacitor. For astable operation as an oscillator, the free running frequency and duty cycle are accurately controlled with two external resistors and one capacitor. The circuit may be triggered and reset on falling waveforms, and the output circuit can source or sink up to 200 mA or drive TTL circuits.

Features

- Direct replacement for SE555/NE555
- Timing from microseconds through hours
- Operates in both astable and monostable modes
- Adjustable duty cycle
- Aujustable duty cycle
 Output can source or sink 200 mA
- Output can source of sink 200 mA
 Output and supply TTL compatible
- Output and supply The compatible
 Temperature stability better than 0.005% per °C
- Imperature stability better than 0.005% per C
 Normally on and normally off output
- Normally on and normally on output
 Available in 8 pin MSOP package

Applications

- Precision timing
- Pulse generation
- Sequential timing
- Time delay generation
- Pulse width modulation
- Pulse position modulation
- Linear ramp generator



© 1997 National Semiconductor Corporation DS007851

Absolute Maximum Ratings (Note 2)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Supply Voltage	+18V
Power Dissipation (Note 3)	
LM555H, LM555CH	760 mW
LM555, LM555CN	1180 mW
LM555CMM	613 mW
Operating Temperature Ranges	
LM555C	0°C to +70°C
LM555	–55°C to + 125°C

Storage Temperature Range	–65°C to +150°C
Soldering Information	
Dual-In-Line Package	
Soldering (10 Seconds)	260°C
Small Outline Packages	
(SOIC and MSOP)	
Vapor Phase (60 Seconds)	215°C
Infrared (15 Seconds)	220°C
See AN-450 "Surface Mounting Method on Product Reliability" for other method surface mount devices.	

Electrical Characteristics (Notes 1, 2)

(T_A = 25°C, V_{CC} = +5V to +15V, unless othewise specified)

			Limits					
Parameter	Conditions		LM555			LM555C		
		Min	Тур	Max	Min	Тур	Max	1
Supply Voltage		4.5		18	4.5		16	V
Supply Current	$V_{CC} = 5V, R_{L} = \infty$		3	5		3	6	mA
	V_{CC} = 15V, R_{L} = ∞		10	12		10	15	mA
	(Low State) (Note 4)							
Timing Error, Monostable								
Initial Accuracy			0.5			1		%
Drift with Temperature	$R_A = 1k$ to 100 k Ω ,		30			50		ppm/°C
·	C = 0.1 µF, (Note 5)							
Accuracy over Temperature			1.5			1.5		%
Drift with Supply			0.05			0.1		%/V
Timing Error, Astable								
Initial Accuracy			1.5			2.25		%
Drift with Temperature	R_A , $R_B = 1k$ to 100 k Ω ,		90			150		ppm/°C
	C = 0.1 µF, (Note 5)							
Accuracy over Temperature			2.5			3.0		%
Drift with Supply			0.15			0.30		%/V
Threshold Voltage			0.667			0.667		x V _{cc}
Trigger Voltage	V _{CC} = 15V	4.8	5	5.2		5		V
	$V_{CC} = 5V$	1.45	1.67	1.9		1.67		V
Trigger Current			0.01	0.5		0.5	0.9	μA
Reset Voltage		0.4	0.5	1	0.4	0.5	1	V
Reset Current			0.1	0.4		0.1	0.4	mA
Threshold Current	(Note 6)		0.1	0.25		0.1	0.25	μA
Control Voltage Level	V _{CC} = 15V	9.6	10	10.4	9	10	11	V
	$V_{CC} = 5V$	2.9	3.33	3.8	2.6	3.33	4	V
Pin 7 Leakage Output High			1	100		1	100	nA
Pin 7 Sat (Note 7)								
Output Low	$V_{\rm CC}$ = 15V, I ₇ = 15 mA		150			180		mV
Output Low	$V_{CC} = 4.5V, I_7 = 4.5 \text{ mA}$		70	100		80	200	mV

Electrical Characteristics	(Notes 1, 2) (Continued)
----------------------------	--------------------------

Parameter	Conditions	Limits						
		LM555			LM555C			Units
		Min	Тур	Max	Min	Тур	Max	1
Output Voltage Drop (Low)	V _{CC} = 15V							
	I _{SINK} = 10 mA		0.1	0.15		0.1	0.25	V
	I _{SINK} = 50 mA		0.4	0.5		0.4	0.75	V
	I _{SINK} = 100 mA		2	2.2		2	2.5	V
	I _{SINK} = 200 mA		2.5			2.5		V
	$V_{CC} = 5V$							
	I _{SINK} = 8 mA		0.1	0.25				V
	I _{SINK} = 5 mA					0.25	0.35	V
Output Voltage Drop (High)	I_{SOURCE} = 200 mA, V_{CC} = 15V		12.5			12.5		V
	I_{SOURCE} = 100 mA, V_{CC} = 15V	13	13.3		12.75	13.3		V
	$V_{\rm CC} = 5V$	3	3.3		2.75	3.3		V
Rise Time of Output			100			100		ns
Fall Time of Output			100			100		ns

Note 1: All voltages are measured with respect to the ground pin, unless otherwise specified.

Note 2: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional, but do not guarantee specific performance limits. Electrical Characteristics state DC and AC electrical specifications under particular test conditions which guarantee specific performance limits. This assumes that the device is within the Operating Ratings. Specifications are not guaranteed for parameters where no limit is given, however, the typical value is a good indication of device performance.

Note 3: For operating at elevated temperatures the device must be derated above 25°C based on a +150°C maximum junction temperature and a thermal resistance of 164°C/W (T0-5), 106°C/W (DIP), 170°C/W (S0-8), and 204°C/W (MSOP) junction to ambient.

Note 4: Supply current when output high typically 1 mA less at V_{CC} = 5V.


Note 5: Tested at V_{CC} = 5V and V_{CC} = 15V.

Note 6: This will determine the maximum value of $R_A + R_B$ for 15V operation. The maximum total ($R_A + R_B$) is 20 M Ω .

Note 7: No protection against excessive pin 7 current is necessary providing the package dissipation rating will not be exceeded.


Note 8: Refer to RETS555X drawing of military LM555H and LM555J versions for specifications.

Connection Diagrams




Top View Order Number LM555H or LM555CH See NS Package Number H08C

Dual-In-Line, Small Outline and Molded Mini Small Outline Packages




Top View Order Number LM555J, LM555CJ, LM555CM, LM555CMM or LM555CN See NS Package Number J08A, M08A, MUA08A or N08E



www.national.com

4

Typical Performance Characteristics (Continued)



Applications Information

MONOSTABLE OPERATION

In this mode of operation, the timer functions as a one-shot (Figure 1). The external capacitor is initially held discharged by a transistor inside the timer. Upon application of a negative trigger pulse of less than 1/3 $V_{\rm CC}$ to pin 2, the flip-flop is set which both releases the short circuit across the capacitor and drives the output high.





FIGURE 1. Monostable

The voltage across the capacitor then increases exponentially for a period of t = 1.1 $R_A C$, at the end of which time the voltage equals 2/3 $V_{\rm CC}.$ The comparator then resets the flip-flop which in turn discharges the capacitor and drives the output to its low state. Figure 2 shows the waveforms generated in this mode of operation. Since the charge and the threshold level of the comparator are both directly proportional to supply voltage, the timing internal is independent of supply.



 $V_{CC} = 5V$ Top Trace: Input 5V/Div TIME = 0.1 ms/DIV.

Middle Trace: Output 5V/Div. $R_A = 9.1 \ k\Omega$ Bottom Trace: Capacitor Voltage 2V/Div. $C = 0.01 \ \mu F$

FIGURE 2. Monostable Waveforms


During the timing cycle when the output is high, the further application of a trigger pulse will not effect the circuit so long as the trigger input is returned high at least 10 µs before the end of the timing interval. However the circuit can be reset during this time by the application of a negative pulse to the reset terminal (pin 4). The output will then remain in the low state until a trigger pulse is again applied.

When the reset function is not in use, it is recommended that it be connected to $V_{\rm CC}$ to avoid any possibility of false triggering.

Figure 3 is a nomograph for easy determination of R, C values for various time delays.

NOTE: In monostable operation, the trigger should be driven high before the end of timing cycle.

DS007851-6



ASTABLE OPERATION

If the circuit is connected as shown in *Figure 4* (pins 2 and 6 connected) it will trigger itself and free run as a multivibrator. The external capacitor charges through $R_A + R_B$ and discharges through R_B . Thus the duty cycle may be precisely set by the ratio of these two resistors.





FIGURE 4. Astable

In this mode of operation, the capacitor charges and discharges between 1/3 V_{CC} and 2/3 V_{CC} . As in the triggered mode, the charge and discharge times, and therefore the frequency are independent of the supply voltage.

Figure 5 shows the waveforms generated in this mode of operation.



DS007851-9

 $\begin{array}{ll} V_{CC}=5V & \mbox{Top Trace: Output 5V/Div.} \\ TIME=20\ \mu s/DIV. & \mbox{Bottom Trace: Capacitor Voltage 1V/Div.} \\ R_{A}=3.9\ k\Omega \\ R_{B}=3\ k\Omega \\ C=0.01\ \mu F \end{array}$

FIGURE 5. Astable Waveforms

The charge time (output high) is given by:

$$t_{1}$$
 = 0.693 (R_{A} + R_B) C And the discharge time (output low) by:

t₂ = 0.693 (R_B) C

Thus the total period is:

$$T$$
 = t_1 + t_2 = 0.693 (R_A + 2R_B) C \label{eq:tau}

The frequency of oscillation is:

$$f = \frac{1}{T} = \frac{1.44}{(R_A + 2 R_B) C}$$

Figure 6 may be used for quick determination of these RC values.

The duty cycle is:





FIGURE 6. Free Running Frequency

FREQUENCY DIVIDER

The monostable circuit of *Figure 1* can be used as a frequency divider by adjusting the length of the timing cycle. *Figure 7* shows the waveforms generated in a divide by three circuit.




 $R_A = 9.1 \ k\Omega$ C = 0.01 µF

FIGURE 9. Pulse Width Modulator

PULSE POSITION MODULATOR

This application uses the timer connected for astable operation, as in Figure 10, with a modulating signal again applied to the control voltage terminal. The pulse position varies with the modulating signal, since the threshold voltage and hence the time delay is varied. Figure 11 shows the waveforms generated for a triangle wave modulation signal.








FIGURE 11. Pulse Position Modulator


When the pullup resistor, R_A , in the monostable circuit is replaced by a constant current source, a linear ramp is generated. Figure 12 shows a circuit configuration that will perform





For a 50% duty cycle, the resistors R_A and R_B may be connected as in *Figure 14*. The time period for the output high is the same as previous, $t_1 = 0.693 R_A C$. For the output low it is $t_2 =$

$$\left[(R_A R_B)/(R_A + R_B) \right] C \ \ell n \left[\frac{R_B - 2R_A}{2R_B - R_A} \right]$$



Note that this circuit will not oscillate if $R_{\rm B}$ is greater than 1/2

 R_A because the junction of R_A and R_B cannot bring pin 2 down to 1/3 V_{CC} and trigger the lower comparator.


ADDITIONAL INFORMATION


Adequate power supply bypassing is necessary to protect associated circuitry. Minimum recommended is 0.1 μF in parallel with 1 μF electrolytic.


Lower comparator storage time can be as long as 10 μ s when pin 2 is driven fully to ground for triggering. This limits the monostable pulse width to 10 μ s minimum.


Delay time reset to output is 0.47 μs typical. Minimum reset pulse width must be 0.3 $\mu s,$ typical.

Pin 7 current switches within 30 ns of the output (pin 3) voltage.









National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.